

08/20/99



A

Express Mail" mailing label number EL 448 309 653 US.Date of Deposit 8/20/99Our Case No. 9281-3394  
Client Reference No. CK US98014**PATENT APPLICATION TRANSMITTAL LETTER**

To the Assistant Commissioner for Patents:

Transmitted herewith for filing is the patent application of Fumiaki Inage.

for LIQUID CRYSTAL DISPLAY.

Enclosed are:

- ☒ 26 pages of application (including title page), 5 sheet(s) of drawings and the following Appendices : n/a.
- ☒ Declaration and Power of Attorney for Patent Application
- ☒ Assignment transmittal letter and Assignment of the invention to : Alps Electric Co., Ltd.
- ☒ Submission of Certified Copy of a Priority Document and certified copy of Japanese Application No. 10-237805.
- ☒ Information Disclosure Statement; PTO-1449 and Reference A1.

Claims as Filed	Col. 1	Col. 2
For	No. Filed	No. Extra
Basic Fee		
Total Claims	2-20	0
Indep. Claims	1-3	0
Multiple Dependent Claims Present		

\*If the difference in col. 1 is less than zero, enter "0" in col. 2.

Small Entity	
Rate	Fee
	\$ 380
x\$9=	\$
x\$39=	\$
+\$130=	\$
Total	\$

Other Than Small Entity	
Rate	Fee
	\$ 760
x\$18=	\$0
x\$78=	\$0
+\$260=	\$
Total	\$760.00

- ☐ Please charge my Deposit Account No. 23-1925 in the amount of \$: \_\_\_\_\_. A duplicate copy of this sheet is enclosed.
- ☒ A check in the amount of \$: 760.00 to cover the filing fee is enclosed.
- ☒ The Assistant Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR § 1.16.
- ☒ Any patent application processing fees under 37 CFR § 1.17.
- ☐ The Assistant Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.
- ☐ Any filing fees under 37 CFR § 1.16 for presentation of extra claims.
- ☐ Any patent application processing fees under 37 CFR § 1.17.
- ☐ The issue fee set in 37 CFR § 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR § 1.311(b).

Date

8/20/99

Gustavo Siller, Jr.  
BRINKS HOFER GILSON & LIONE  
Registration No. 32,305

08/20/99  
09/21/99  
PTO  
JCS

Our Case No.9281-3394  
Client Reference No. CK US98014

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTOR: Fumiaki Inage

TITLE: LIQUID CRYSTAL DISPLAY

ATTORNEY: Gustavo Siller, Jr.  
BRINKS HOFER GILSON & LIONE  
P.O. BOX 10395  
CHICAGO, ILLINOIS 60610  
(312) 321-4200

EXPRESS MAIL NO. EL 448 309 653 US

DATE OF MAILING: 8/20/99

0038519-000000

# LIQUID CRYSTAL DISPLAY

## BACKGROUND OF THE INVENTION

### Field of the Invention

The present invention relates to a liquid crystal driving circuit, especially to a liquid crystal display for the NTSC system, PAL system, and HDTV high vision system.

### Related Art

First, the signals inputted to the display of a television will briefly be explained.

Fig. 4 illustrates a color bar. As widely known, the color bar generally displays different colors sequentially in the lateral direction of the display screen. For example, Fig. 4 gives the color bar that arrays 'white', 'yellow', 'cyan', 'green', 'magenta', 'red', 'blue', 'black' sequentially from the left to the right.

Fig. 5 is a timing chart to show the RGB signal and the horizontal synchronizing signal that constitute a scanning line, when the color bar shown in Fig. 4 is displayed.

The RGB signal shown in Fig. 5 bears a voltage between 0 volt and 0.7 volt. The horizontal synchronizing signal bears a voltage value between 0 volt and -0.3 volt.

Here, for simplicity, the RGB signal is assumed to take 0 volt or 0.7 volt; and in case of 0 volt, it is called Low level, and in case of 0.7 volt, it is called High level.

00378519-002009

The time domains indicated by the symbols  $T_1$  to  $T_8$  in Fig. 5 represent the time intervals that display the colors corresponding to each colors in the color bar in Fig. 4. The time domain  $T_1$  displays 'white', the time domain  $T_2$  displays 'yellow', ... , and the time domain  $T_8$  displays 'black'.

In other words, since the time domain  $T_1$  gives High level to any of the R signal, G signal, and B signal, it displays the white; since the time domain  $T_2$  gives High level to the R signal and G signal only, it displays the yellow; ... ; and the time domain  $T_8$  gives Low level to any of the R signal, G signal, and B signal, it displays the black.

Next, the method of displaying the color bar shown in Fig. 4 will be discussed with reference to the composite signal in practical use for the television broadcasting (including HDTV).

Fig. 6 is a timing chart to illustrate the luminance signal and the color-difference signal that constitute a scanning line, when the color bar shown in Fig. 4 is displayed.

The composite signal consists of the luminance signal (Y), the color-difference signal  $P_r$  (R-Y), and the color-difference signal  $P_b$  (B-Y).

The luminance signal (Y) is an analog signal having the value from -0.3 V to 0.7 V. When the value is positive, it is used to display the luminance, and when the value is negative, it is used as the horizontal synchronizing signal. Namely, the signal with the symbol  $S_H$  applied is used as the horizontal synchronizing

00378519.082099

signal. In the example shown in Fig. 6, the value 0 V represents the black level; and the value 0.7 V represents the white level.

The color-difference signal  $P_r$  is acquired by subtracting the luminance signal from the red signal (R), which is an analog signal covering from -0.35 V to 0.35 V. The color-difference signal  $P_b$  is acquired by subtracting the luminance signal from the blue signal (B), which is an analog signal covering from -0.35 V to 0.35 V.

When the color bar shown in Fig. 4 is displayed, the luminance signal (Y) assumes a wave-form that decreases the values in a step-form, and the color-difference signals  $P_r$ ,  $P_b$  assume wave-forms corresponding to the colors. For example, to display the white, the color-difference signals  $P_r$ ,  $P_b$  both assume 0 V, and the luminance signal assumes 0.7 V, which is the maximum value. Further, to display the magenta, the luminance signal assumes 0.35 V, the color-difference signal  $P_r$  assumes about 2.6 V, and the color-difference signal  $P_b$  assumes about 3 V.

Next, a conventional liquid crystal driving circuit relating to the liquid crystal display will be discussed.

Fig. 7 is a chart to illustrate a construction of the conventional liquid crystal driving circuit. Fig. 7 illustrates only the part where an inputted analog signal is converted into a digital signal. This liquid crystal driving circuit is provided to each of the luminance signal (Y), the color-difference signal

Pr, and the color-difference signal Pb of the inputted composite signal.

In Fig. 7, a reference numeral 50 denotes an amplifier that amplifies the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb inputted thereto, and a variable resistor 51 for adjusting the amplification factor is connected. The amplifier 50 is used for adjusting the contrast.

The variable resistor 51 is normally a semi-fixed type, and to vary the resistance will vary the amplification of the amplifier 50.

A reference numeral 52 signifies an analog/digital converter (hereunder referred to as A/D converter). Receiving the output from the amplifier 50, the A/D converter performs the sampling and quantization of the input signal to output a digital signal D. Normally, this digital signal D is a 8-bit parallel signal.

A reference numeral 53 signifies a power supply to determine the upper limit voltage that defines the maximum value of the input signal corresponding to the maximum value of the digital signal D outputted from the A/D converter 52. A reference numeral 54 signifies a power supply to determine the lower limit voltage that defines the minimum value of the input signal corresponding to the minimum value of the digital signal D outputted from the A/D converter 52. The values of these power supplies 53, 54 are fixed.

Further, a reference numeral 55 denotes a variable power supply that defines the intermediate voltage value between the upper limit voltage and the lower limit voltage. This variable power supply 55 can vary the output voltage.

In the foregoing construction, first the variable power supply 55 is adjusted to set the intermediate voltage between the upper limit voltage defined by the power supply 53 and the lower limit voltage defined by the power supply 54.

When the luminance signal and the color-difference signal  $P_r$  or the color-difference signal  $P_b$  are inputted to the amplifier 50, the signals are amplified by a specific amplification factor, which are inputted to the A/D converter 52. The A/D converter 52 samples and quantizes the inputted signals, using the upper limit voltage, the lower limit voltage, and the intermediate voltage that are defined by the power supply 53, the power supply 54, and the variable power supply 55, respectively, as the thresholds, converting into the digital signal  $D$  to output.

The digital signal outputted from the A/D converter 52 is transformed into the RGB signal on the basis of the following arithmetic expression.

$$R = Y + P_r$$

$$B = Y + P_b + P_b/4$$

$$G = Y - P_b/4 - P_r/2$$

In this expression, the processings of  $1/2$  and  $1/4$  are carried out by the bit shift.

09378519.002099

The contrast of the picture images is adjusted by varying the resistance of the variable resistor 51 to thereby vary the amplification factor of the amplifier 50.

In the foregoing conventional technique, the contrast adjustment is carried out by varying the amplification factor of the amplifier 50 by using the variable resistor 51 shown in Fig. 7.

In this case, the amplifier 50 requires a circuit to vary the amplification factor in addition to a circuit to conduct the amplification, which makes the circuit construction complicated. A complicated circuit construction will easily invite external noises to give an adverse effect to the picture quality, which is a problem.

Further, the circuit shown in Fig. 7 is provided to each of the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb, as mentioned above.

However, to vary only the amplification factor of the amplifier 50 in the circuit that is provided to the luminance signal (Y), for example, will vary the color to be displayed in practice, which is a problem. This results from that the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb are associated as to the color with each other in the composite signal, as mentioned above.

Accordingly, it becomes necessary to adjust in such a manner that the amplification factors of the amplifiers 50 in the



circuits provided to each of the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb are equal.

However in the conventional technique, since the amplification factors of the amplifiers 50 are each adjusted by the variable resistors 51 individually, it is difficult to adjust these amplification factors to be equal.

#### SUMMARY OF THE INVENTION

The present invention has been made in view of the foregoing circumstances, and it is an object of the invention to provide a liquid crystal display that facilitates the contrast adjustment without deteriorating the picture quality with a simple circuit construction.

In order to solve the foregoing problems, the liquid crystal display according to the invention comprises conversion means that convert a luminance signal and two color-difference signals of an input video signal each into digital signals in correspondence with the respective signals, and setting means that sets magnitudes of reference voltage ranges to determine upper limit voltages and lower limit voltages of the digital signals to be identical to each of these conversion means.

Here, the luminance signal and two color-difference signals of the above-mentioned video signal are the signals based on the video signals of the HDTV system, the NTSC system, or the PAL

According to this invention, only varying the magnitudes of the reference voltage ranges by the setting means will facilitate the contrast adjustment.

Further, since the device construction is simple, the external noises are difficult to be merged in, and the picture quality is difficult to be deteriorated.

Further, the setting means in this invention sets a minimum value of the reference voltage ranges to a minimum value of the input video signal, and varies an intermediate value between the minimum value of the reference voltage ranges and a maximum value

thereof, in accordance with a variation of the maximum value of the reference voltage ranges.

According to this invention, to vary the magnitudes of the reference voltage ranges will automatically vary the intermediate value of the maximum and the minimum of the reference voltage ranges, whereby the adjustment of the intermediate value is made unnecessary.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram to illustrate the basic construction of a liquid crystal driving circuit relating to the liquid crystal display according to one embodiment of the present invention;

Fig. 2 is a block diagram to illustrate the total construction of the liquid crystal display according to the one embodiment of the invention;

Fig. 3 is a block diagram to illustrate the internal construction of a PLL circuit 14;

Fig. 4 is a chart to illustrate the color bar;

Fig. 5 is a timing chart to illustrate the RGB signal and the horizontal synchronizing signal that constitute one scanning line, when displaying the color bar shown in Fig. 4;

Fig. 6 is a timing chart to illustrate the luminance signal and the color-difference signals that constitute one scanning line, when displaying the color bar shown in Fig. 4; and

Fig. 7 is a chart to illustrate the construction of a liquid crystal driving circuit relating to the conventional liquid crystal display.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

The liquid crystal display according to one embodiment of this invention will now be discussed in detail with reference to the accompanying drawings.

Fig. 1 is a block diagram to illustrate the basic construction of a liquid crystal driving circuit relating to the liquid crystal display according to the one embodiment of this invention. The liquid crystal driving circuit shown in Fig. 1 is provided to each of the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb (these signals constitute the high vision signal).

In Fig. 1, a reference numeral 1 denotes an amplifier, which amplifies the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb inputted thereto with a specific amplification factor. The difference of the amplifier 1 from the amplifier 50 shown in Fig. 7 lies in that the circuit for varying the amplification factor is omitted. A reference numeral 2 denotes an A/D converter, which is the same as the A/D converter 52 shown in Fig. 7.

Further, a reference numeral 3 denotes a variable power supply to determine the upper limit voltage that defines the

maximum value of the input signal corresponding to the maximum value of the digital signal D outputted from the A/D converter 2. A reference numeral 4 denotes a power supply to determine the lower limit voltage that defines the minimum value of the input signal corresponding to the minimum value of the digital signal D outputted from the A/D converter 2.

Since the variable power supply 3 is able to vary the output voltage of its own, the upper limit voltage to define the maximum value of the input signal corresponding to the maximum value of the digital signal D becomes variable. Therefore, the contrast adjustment is made possible by varying this variable power supply 3.

The reference numeral 4 is a power supply to determine the lower limit voltage that defines the minimum value of the input signal corresponding to the minimum value of the digital signal D outputted from the A/D converter 2, which is similar to the power supply 54 shown in Fig. 7.

A reference numeral 5 signifies a resistor, one end of which is connected to the power supply 4 and the A/D converter 2. A reference numeral 6 signifies a resistor, one end of which is connected to the variable power supply 3 and the A/D converter 2. The other ends of these resistors 5, 6 are connected to each other. The resistors 5, 6 are to acquire the intermediate voltage between the upper limit voltage defined by the variable power

supply 3 and the lower limit voltage defined by the power supply 4.

A reference numeral 7 signifies a buffer amplifier, one input terminal of which is connected to the other ends of the resistors 5, 6. And, an output terminal of the buffer amplifier 7 is connected to the other input terminal of its own, and connected to the A/D converter 2.

The output voltage from the buffer amplifier 7 is the intermediate voltage.

In this construction, to vary the output voltage of the variable power supply 3 will vary the upper limit voltage. On the other hand, the output of the power supply 4 to define the lower limit voltage is fixed. To vary the upper limit voltage by the variable power supply 3 will vary a voltage divided by the resistor 5 and the resistor 6, which is inputted to the buffer amplifier 7. This voltage is inputted through the buffer amplifier 7 to the A/D converter 2 as the intermediate voltage.

As described above, in this embodiment, by varying the upper limit voltage, the intermediate voltage is automatically obtained by the varied upper limit voltage and the fixed lower limit voltage, and is inputted to the A/D converter 2.

Thus, the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb inputted to the amplifier 1 are amplified by the amplifier 1, and digitized by the upper limit voltage and intermediate voltage that are newly set.

In this embodiment, as explained above, since the contrast adjustment can be made only by varying the variable power supply 3 to vary the upper limit voltage of the A/D converter 2, the total circuit construction will be simplified. Since the possibility of a noise mixture is reduced, the picture quality will be maintained without deterioration, and the contrast adjustment can be made with ease.

As explained in the conventional technique, when any one of the amplification factors (amplification factor of the amplifier 50 in Fig. 7) of the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb is varied, there occurred a problem that the color to be actually displayed is made different; next, a circuit that solves this problem will be described.

Fig. 2 is a block diagram to illustrate the total construction of the liquid crystal display according to the one embodiment of this invention.

In Fig. 2, 10A through 10C denote low-pass filters to which the color-difference signal Pr, the luminance signal (Y), and the color-difference signal Pb, or the R signal, G signal, and the B signal, respectively, are inputted. Amplifiers 11A through 11C input the outputs from the low-pass filters 10A through 10C. These amplifiers 11A through 11C output to amplify the input signals with specific amplification factors. In the amplifiers 11A through 11C, the circuits to vary the amplification factors

are omitted in the same manner as the amplifier 1 shown in Fig.

1. A/D converters 12A through 12C execute the sampling and quantization to the output signals from the amplifiers 11A through 11C, and output the digital signals.

In order to operate the A/D converters 12A through 12C, it is necessary to input the aforementioned upper limit voltage, the lower limit voltage, and the intermediate voltage, whose details will be discussed later.

The low-pass filters 10A through 10C have the RGB signals, or the color-difference signal Pr, the luminance signal (Y), and the color-difference signal Pb inputted thereto. Any one of these signals are inputted also to the A/D converters 12A through 12C; however, when the RGB signals are inputted, the intermediate voltage is varied to control the operation (the detail will be described later).

A reference numeral 13 signifies a PLD (Phase-lock Demodulator), to which the digital signals outputted from the A/D converters 12A through 12C are each inputted, and a synchronizing signal outputted from a PLL circuit 14 is inputted. The PLD outputs these signals synchronously with this synchronizing signal to a scanning line driving circuit 30 and a signal line driving circuit 31 which are located at a subsequent stage, and displays an image on a liquid crystal panel 32.

When the signals inputted to the low-pass filters 10A through 10C are the color-difference signal Pr, the luminance



signal (Y), and the color-difference signal Pb, these signals are transformed into the RGB signals.

Further, when the RGB signals are inputted to the low-pass filters 10A through 10C, the processing to transform these into the RGB signals is omitted, and the inputted RGB signals are outputted synchronously with the synchronizing signal.

Next, the PLL circuit 14 will be explained.

Fig. 3 is a block diagram to illustrate the internal construction of the PLL circuit 14.

To the PLL circuit 14 is inputted the C, SYNC signal, namely, a decode synchronizing signal with the horizontal synchronizing signal and the vertical synchronizing signal mixed, and the luminance signal (Y).

A reference numeral 25 signifies an OR circuit where the decode synchronizing signal and the luminance signal (Y) are inputted. As understood from the composite signal shown in Fig. 6, there are a case where the synchronizing signal is superposed on the luminance signal (Y), and a case where it is not superposed (namely, a case with the luminance signal only). This OR circuit 25 is provided so that the synchronizing signal can be transmitted to the subsequent stage, even if the synchronizing signal is not superposed on the luminance signal (Y).

A reference numeral 26 signifies a synchronization separating circuit that extracts the horizontal synchronizing signal and the vertical synchronizing signal. The extracted

vertical synchronizing signal VD is outputted to the PLD 13 (not illustrated), and the extracted horizontal synchronizing signal HD is outputted to the PLD 13 (not illustrated) and to a PLL circuit 27 as a reference signal REF.

The PLL circuit 27 comprises a PFD circuit (Phase Frequency Detector ) 28 and a VCO (Voltage Controlled Oscillator) 29, which generates a constant frequency clock and outputs it to the PLD circuit 13.

The VCO 29 outputs to the PLD 13 a clock which has a specific frequency corresponding to a voltage outputted from the PFD 28.

The PFD 28 compares a phase of the signal outputted from the PLD 13 with a phase of the reference signal REF outputted from the synchronization separating circuit 26, when the PLD 13 counts a specific number of pulses generated and outputted from the VCO 29, and transforms the comparison result into a voltage and outputs it.

Next, a reference numeral 15 denotes a power supply to determine the lower limit voltage that defines the minimum value of the input signals corresponding to the minimum value of the digital signals outputted from the A/D converters 12A through 12C. The voltage of this power supply is fixed.

A reference numeral 16 denotes a variable power supply to determine the upper limit voltage that defines the maximum value of the input signals corresponding to the maximum value of the digital signals outputted from the A/D converters 12A through

12C. This variable power supply is able to vary the output voltage to adjust the contrast.

A reference numeral 17 signifies a resistor, one end of which is connected to the power supply 15 and the A/D converters 12A through 12C. 18 signifies a resistor, one end of which is connected to the variable power supply 16 and the A/D converters 12A through 12C. The other ends of these resistors 17, 18 are connected to each other. The resistors 17, 18 are to acquire the intermediate voltage between the upper limit voltage defined by the variable power supply 16 and the lower limit voltage defined by the power supply 4. The node of these resistors 17, 18 is connected to a switch circuit 19

The switch circuit 19 is to switch the operations of the A/D converters 12A through 12C and the PLD 13, depending on what the signals inputted to the low-pass filters 10A through 10C are the RGB signals, or the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb.

The switch circuit 19 includes a switch 20 and a switch 21. These switches 20, 21 are interlocked. That is, if the switch 20 is switched into the side of a terminal a, the switch 21 is also switched into the side of a terminal a; and if the switch 20 is switched into the side of a terminal b, the switch 21 is also switched into the side of a terminal b.

The switch 20 is connected to the PLD 13, and the terminal a is grounded and the terminal b is supplied with a power supply

of 5 volts. This switch 20 is to make the PLD 13 determine the signals inputted to the low-pass filters 10A through 10C to be the RGB signals, or the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb. If the switch 20 is on the side of the terminal a, the PLD 13 is supplied with 0 volt, and the PLD 13 recognizes that the RGB signals are inputted. On the other hand, if the switch 20 is on the side of the terminal b, the PLD 13 is supplied with 5 volts, and the PLD 13 recognizes that the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb are inputted.

The switch 21 is to control the intermediate voltage supplied to the A/D converters 12A through 12C to thereby switch the operations of the A/D converters 12A through 12C. If the switch 21 is on the side of the terminal a, the RGB signals are inputted. Therefore, since it is inconvenient to set a new intermediate voltage for the RGB signals, the terminals of the A/D converters 12A through 12C where the intermediate voltage is inputted are connected to each other. In this case, the terminal where the upper limit voltage of the A/D converter 12B is inputted is short-circuited to the terminal where the intermediate voltage is inputted. Accordingly, the voltage supplied as the intermediate voltage to each of the A/D converters 12A through 12C is the upper limit voltage.

On the other hand, if the switch 21 is on the side of the terminal b, the A/D converter 12A and the A/D converter 12C are supplied with the intermediate voltage.

As mentioned above, since the terminal where the upper limit voltage of the A/D converter 12B is inputted is short-circuited to the terminal where the intermediate voltage is inputted, the intermediate voltage supplied to the A/D converter 12B is always the upper limit voltage. This is because the luminance signal (Y) does not need the intermediate voltage in itself.

The operation of the liquid crystal driving circuit relating to the liquid crystal display according to the embodiment of this invention will now be discussed.

(1) Case of the RGB signals being inputted:

First, the switch 20 and the switch 21 are set to the side of the terminal a. Thereby, the PLD 13 recognizes the input signal to be the RGB signals, and the terminals of the A/D converters 12A through 12C where the intermediate voltage is inputted are connected to each other, where the upper limit voltage is supplied.

The horizontal synchronizing signal of the RGB signals is inputted to the PLL circuit 14. The PLL circuit 14 generates the phase-controlled horizontal synchronizing signal, which is supplied to the PLD 13.

On the other hand, the R signal, G signal, B signal are each inputted through the low-pass filters 10A through 10C to the

amplifiers 11A through 11C, and are inputted to the A/D converters 12A through 12C after amplified with the specific amplification factors.

The RGB signals inputted to the A/D converters 12A through 12C are converted into 8-bit digital signals to be outputted to the PLD 13. The PLD 13 outputs the RGB signals to the subsequent liquid crystal driving circuit (not illustrated) synchronously with the synchronizing signal outputted from the PLL circuit 14.

(2) Case of the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb being inputted:

First, the switch 20 and the switch 21 are set to the side of the terminal b. Thereby, the PLD 13 recognizes the input signal to be the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb, and the A/D converters 12A through 12C are supplied with the intermediate voltage.

The horizontal synchronizing signal is inputted to the PLL circuit 14, and the phase-controlled horizontal synchronizing signal is inputted from the PLL circuit 14 to the PLD 13.

On the other hand, the luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb are each inputted through the low-pass filters 10A through 10C to the amplifiers 11A through 11C, and are inputted to the A/D converters 12A through 12C after amplified with the specific amplification factors.

The luminance signal (Y), the color-difference signal Pr, and the color-difference signal Pb inputted to the A/D converters 12A through 12C are converted into 8-bit digital signals that are defined by the upper limit voltage, the lower limit voltage, and the intermediate voltage, and outputted to the PLD 13. The PLD 13 converts the inputted signals into the RGB signals, and outputs the RGB signals converted to the subsequent liquid crystal driving circuit (not illustrated) synchronously with the synchronizing signal outputted from the PLL circuit 14.

In any of the cases (1), (2), the contrast adjustment varies the output voltage of the variable power supply 16 that defines the upper limit voltage. In this case, only varying the output voltage of the variable power supply 16 will vary the upper limit voltage to the A/D converter 12A, the upper limit voltage to the A/D converter 12B, and the upper limit voltage to the A/D converter 12C with one and the same value.

Therefore, the lower limit voltage being fixed, the magnitudes of the reference voltage ranges (these determine the upper limit voltage and the lower limit voltage) become one identical magnitude, which is given to each of the A/D converters 12A through 12C.

Also, the A/D converter 12A and the A/D converter 12C need the intermediate voltage, but this value is automatically acquired by the resistors 17, 18, and an identical intermediate voltage is to be supplied to the A/D converter 12A and the A/D

converter 12C. Therefore, the value of the intermediate voltage is not required to be adjusted in association with the variation of the upper limit voltage.

Thus, the method of this embodiment will not create a color difference in the contrast adjustment, which is the usual case with the conventional.

The foregoing embodiment has discussed a case where the luminance signal Y, the color-difference signal Pr, and the color-difference signal Pb of the video signal of the HDTV system are inputted to the A/D converters 12A through 12C and processed therein. However, the liquid crystal display of this invention functions even in a case where the luminance signal Y, the color-difference signal Pr, and the color-difference signal Pb of the video signal of the NTSC system or the PAL system are inputted to the A/D converters 12A through 12C, equally to the case of the video signal of the HDTV system. Incidentally, when the video signal of the NTSC system or the PAL system is inputted to the A/D converters 12A through 12C, each digital signals outputted from the A/D converters 12A through 12C are transformed into the RGB signals by the PLD 13 on the basis of the following arithmetic expression.

$$R = Y + Pr$$

$$B = Y + Pb$$

$$G = Y - 0.51Pr - 0.19Pb$$



Thus, the liquid crystal display according to this invention is effective in the video signal of the HDTV system, the NTSC system, or the PAL system, and it demonstrates the same effect against the video signal of any of the systems.

As described above, this invention exhibits an effect that only varying the magnitudes of the reference voltage ranges by the setting means facilitates the contrast adjustment.

Further, the device construction being simple, the external noises are difficult to be merged in, and the picture quality is difficult to be deteriorated, which is another effect of the invention.

Furthermore, to vary the magnitudes of the reference voltage ranges automatically varies the intermediate value between the maximum and the minimum of the reference voltage ranges, which makes the adjustment of the intermediate value unnecessary.

What is claimed is :

1. A liquid crystal display comprising:

conversion means that convert a luminance signal and two color-difference signals of an input video signal each into digital signals in correspondence with the respective signals, and

setting means that sets magnitudes of reference voltage ranges to determine upper limit voltages and lower limit voltages of the digital signals to be identical to each of these conversion means.

2. A liquid crystal display according to Claim 1, wherein the setting means sets a minimum value of the reference voltage ranges to a minimum value of the input video signal, and varies an intermediate value between the minimum value of the reference voltage ranges and a maximum value thereof, in accordance with a variation of the maximum value of the reference voltage ranges.

ABSTRACT

The invention provides a liquid crystal display that does not deteriorates the picture quality and facilitates the contrast adjustment with a simple construction. In order to achieve the object, the liquid crystal display of the invention contains A/D converters that convert the luminance signal Y and the two color-difference signals (Pr, Pb) of an input video signal each into digital signals in correspondence with the respective signals, and a variable power supply that sets the magnitudes of the reference voltage ranges to determine the upper limit voltages and the lower limit voltages of the digital signals to one identical magnitude, which is given to each of these A/D converters. The digital signals outputted from these A/D converters and the synchronizing signal outputted from the PLL circuit are inputted to the PLD, and these digital signals are outputted to the subsequent scanning line driving circuit and the signal line driving circuit synchronously with the synchronizing signal, thus displaying the picture images on the liquid crystal panel.





**FIG. 1****FIG. 3**


FIG. 2




**FIG. 4**  
**PRIOR ART**



**FIG. 7**  
**PRIOR ART**






*FIG. 5*  
*PRIOR ART*



00378519.082099

**FIG. 6A PRIOR ART**

LUMINANCE SIGNAL (Y)

**FIG. 6B PRIOR ART**COLOR-DIFFERENCE  
SIGNAL  $P_r$  (R-Y)**FIG. 6C PRIOR ART**COLOR-DIFFERENCE  
SIGNAL  $P_b$  (B-Y)



## Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。 As a below named inventor, I hereby declare that:

私の住所、私署番、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Liquid Crystal Display

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
（該当する場合） \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明特許の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明特許の外国出願を以下に、枠内をマークすることで、示しています。

### Prior Foreign Application(s)

外国での先行出願

10-237805

(Number)  
(番号)

Japan

(Country)  
(国名)

24/08/1998

(Day/Month/Year Filed)  
(出願年月日)

### Priority Not Claimed

優先権主張なし

☐

(Number)  
(番号)

(Country)  
(国名)

(Day/Month/Year Filed)  
(出願年月日)

☐

私、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国外を指定している特許協力条約365条(c)項に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外特許提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入平された、連邦規則法典第37編1条56項で定義された特許資格の有無に關する重要な情報について開示義務があることを認識しています。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

09378519-082099

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁護士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

See Attachment A

書類送付先

Send Correspondence to:

Brinks Hofer Gilson & Lione  
P.O. Box 10395  
Chicago, Illinois 60610  
(312) 321-4200

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

第一または第一発明者名

Full name of sole or first inventor

Fumiaki Inage

発明者の署名

日付

Inventor's signature

Date

Fumiaki Inage August 6, 1999

住所

Residence

Miyagi-ken, Japan

国籍

Citizenship

Japan

私書箱

Post Office Address c/o ALPS ELECTRIC CO., LTD.

1-7 Yukigaya, Otsuka-cho, Ota-ku, Tokyo, Japan

第二共同発明者

Full name of second joint inventor, if any

第二共同発明者

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

私書箱

Post Office Address c/o ALPS ELECTRIC CO., LTD.

1-7 Yukigaya, Otsuka-cho, Ota-ku, Tokyo, Japan

(第三以降の共同発明者についても同様に記載し、署名をする  
こと)

(Supply similar information and signature for third and subsequent  
joint inventors.)

09378519-082099

## ATTACHMENT A

Guy W. Shoup	26,805
Allan J. Sternstein	27,396
Gustavo Siller, Jr.	32,305
John C. Freeman	34,483
William F. Prendergast	34,699
Vita G. Conforti	39,639
Mark H. Remus	40,141
Steven G. Steger	40,185
Tadashi Horie	40,437
Joseph F. Hetz	41,070
Jason C. White	42,223

09378519-082099